Ebook: Processor Architecture: From Dataflow to Superscalar and Beyond

This monograph surveys architectural mechanisms and implementation techniques for exploiting fine-grained and coarse-grained parallelism within microprocessors. It starts with a review of past techniques, continues with a comprehensive account of state-of-the-art techniques used in microprocessors that covers both the concepts involved and implementations in sample processors, and ends with a thorough review of the research techniques that will lead to future microprocessors.

---

This monograph surveys architectural mechanisms and implementation techniques for exploiting fine-grained and coarse-grained parallelism within microprocessors. It starts with a review of past techniques, continues with a comprehensive account of state-of-the-art techniques used in microprocessors that covers both the concepts involved and implementations in sample processors, and ends with a thorough review of the research techniques that will lead to future microprocessors.
Content:
Front Matter....Pages I-XXII
Basic Pipelining and Simple RISC Processors....Pages 1-54
Dataflow Processors....Pages 55-97
CISC Processors....Pages 99-122
Multiple-Issue Processors....Pages 123-219
Future Processors to use Fine-Grain Parallelism....Pages 221-245
Future Processors to use Coarse-Grain Parallelism....Pages 247-298
Processor-in-Memory, Reconfigurable, and Asynchronous Processors....Pages 299-333
Back Matter....Pages 335-391

---

This monograph surveys architectural mechanisms and implementation techniques for exploiting fine-grained and coarse-grained parallelism within microprocessors. It starts with a review of past techniques, continues with a comprehensive account of state-of-the-art techniques used in microprocessors that covers both the concepts involved and implementations in sample processors, and ends with a thorough review of the research techniques that will lead to future microprocessors.
Content:
Front Matter....Pages I-XXII
Basic Pipelining and Simple RISC Processors....Pages 1-54
Dataflow Processors....Pages 55-97
CISC Processors....Pages 99-122
Multiple-Issue Processors....Pages 123-219
Future Processors to use Fine-Grain Parallelism....Pages 221-245
Future Processors to use Coarse-Grain Parallelism....Pages 247-298
Processor-in-Memory, Reconfigurable, and Asynchronous Processors....Pages 299-333
Back Matter....Pages 335-391
....